Skip to content
Snippets Groups Projects
Commit e72bd54c authored by Miguel Angel Reina Ortega's avatar Miguel Angel Reina Ortega
Browse files

TC_CSE_REG_CRE_003, TC_CSE_REG_CRE_005: Missing test control part 


Signed-off-by: Miguel Angel Reina Ortega's avatarreinaortega <miguelangel.reinaortega@etsi.org>
parent 3d96bd2e
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
OneM2M_Testcases_CSE_Release_1.ttcn
+ 8
− 0
View file @ e72bd54c
...@@ -455,6 +455,10 @@ module OneM2M_Testcases_CSE_Release_1 { ...@@ -455,6 +455,10 @@ module OneM2M_Testcases_CSE_Release_1 {
var template RequestPrimitive v_requestPrimitive; var template RequestPrimitive v_requestPrimitive;
//Test control //Test control
if(not(PICS_MN_CSE)) {
setverdict(inconc, __SCOPE__ & ": IUT shall be MN-CSE to run this test case");
stop;
}
// Test component configuration // Test component configuration
f_cf02UpCseSimuMaster(int1); f_cf02UpCseSimuMaster(int1);
...@@ -590,6 +594,10 @@ module OneM2M_Testcases_CSE_Release_1 { ...@@ -590,6 +594,10 @@ module OneM2M_Testcases_CSE_Release_1 {
template XSD.AnyURI v_link := pattern "{v_cseId}/S"; template XSD.AnyURI v_link := pattern "{v_cseId}/S";
//Test control //Test control
if(not(PICS_MN_CSE)) {
setverdict(inconc, __SCOPE__ & ": IUT shall be MN-CSE to run this test case");
stop;
}
// Test component configuration // Test component configuration
f_cf02UpCseSimuMaster(int1); f_cf02UpCseSimuMaster(int1);
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment